LanguageVerilogVerilog Basic NotesOn this pageVerilog Basic Notes General Flow Create Project .v (sources) .xdc (constraints) RTL Analysis Schematic Simulate Design